Home · ASPLOS 2026 · Mobile, Edge & Embedded

TierX: A Simulation Framework for Multi-tier BCI System Design Evaluation and Exploration

Seunghyun Song, Yeongwoo Jang, Daye Jung, Kyungsoo Park, Donghan Kim, Gwangjin Kim and 3 others

Conference
ASPLOS 2026
Published
2026
Pages
1998-2014
Citations
0

A brain-computer interface has to process neural signals under punishing latency and power limits — an implanted chip can barely dissipate any heat, yet the decoding must be fast — and doing all the work on one node cannot satisfy both across every application; this paper (Seoul National University, NUS — Seunghyun Song, Jerald Yoo, Jangwoo Kim, and colleagues) presents TierX, the first simulator for exploring multi-tier BCI designs that split the work across an implanted processor, a body-attached device, and an external server, modeling the compute, communication, and powering of each tier to find the best way to partition the workload and configure the system.

The argument in one glance

  1. Problem

    A brain-computer interface must be fast and low-power, and one node cannot be both

    A brain-computer interface (BCI) records neural signals — often from electrodes implanted in or on the brain — and processes them to decode a person's intent, for example to move a cursor or control a prosthetic limb. For such a system to be practical, its processing must meet two strict budgets at once. It must be fast: decoding has to happen with low enough latency to feel responsive and to close real-time control loops. And it must be low-power: an implanted device can only dissipate a tiny amount of heat before it risks damaging the surrounding tissue, and it runs on a limited or wirelessly-delivered energy supply, so its power draw is severely constrained. These two demands pull against each other, because doing more computation faster generally costs more power. The trouble with existing BCI systems is that they typically run the entire processing workload on a single processing node. A lone implanted chip is too power-constrained to do heavy decoding; sending all the raw neural data out to a powerful external computer costs too much energy and bandwidth in wireless transmission. Whichever single node you choose, it struggles to satisfy both the latency and the power budget across the diverse applications BCIs are being built for. The workload simply does not fit comfortably on any one tier.

  2. What people did

    Run the whole BCI workload on one processing node

    The conventional design puts all of the processing on a single node. That might be the implanted processor itself, doing everything in the brain; or it might be a scheme where the implant does minimal work and streams data to one external device — a nearby computer or server — that does the rest. Either way, one node owns the entire pipeline from raw signal to decoded intent, and the system is designed and evaluated around that single choice of where the computation lives.

  3. Why it fell short

    A single node forces an impossible trade-off, and there was no way to explore alternatives

    Concentrating the workload on one node forces a bad trade-off. Keep everything on the ultra-low-power implant, and you cannot run the heavier feature extraction or decoding fast enough within the thermal and energy limits. Push everything to an external server, and you must wirelessly transmit large volumes of raw neural data, which itself consumes prohibitive power and adds latency. There is no single node that is simultaneously close enough, powerful enough, and efficient enough for every BCI application — the right answer depends on the workload, the accuracy needed, and the constraints. The natural alternative is a multi-tier system, splitting the pipeline across an implanted processor, a body-attached device, and an external server, so each stage runs where it fits best. But that opens an enormous design space: which processing stages go on which tier, what hardware each tier uses, how the tiers communicate (wirelessly, at various rates and energy costs), and how each is powered (battery, wireless power, harvesting). Evaluating even one such design end to end is hard, and the combinations are vast. What was missing was a way to systematically model and explore multi-tier BCI designs before building them.

  4. This paper's idea

    Simulate the whole multi-tier BCI and search its design space

    TierX is, per the paper, the first simulation framework for design space exploration of multi-tier BCI systems. Instead of committing to a single processing node, it models a BCI as a set of heterogeneous processing tiers and simulates the whole thing together. It captures the three kinds of processing node a body-scale BCI can use — an implanted processor inside or on the head, a body-attached device such as a wearable hub, and an external server — and, crucially, it also models how they are connected and powered: the diverse communication methods that move data between tiers (each with its own rate, latency, and energy cost) and the diverse powering methods that supply each tier (battery, wireless power, and the like). With all of this in one model, TierX can navigate the extensive design space to identify, for a given BCI application, the best way to (1) partition the workload — which processing stages to place on which tier — and (2) configure the system — the hardware, communication, and powering choices for each tier — so that the design leverages the strengths of each tier and meets the latency and power budgets. The paper validates TierX on representative system configurations and demonstrates its effectiveness across a range of BCI use cases, giving designers a way to find good multi-tier architectures in simulation rather than by trial and error in hardware.

Why this problem is worth solving

BCIs are moving from the lab toward real clinical and consumer use, and whether they work in practice is decided less by the neuroscience than by whether the processing system can meet its physical budgets.

The remarkable progress in decoding neural signals means the algorithms increasingly exist to do impressive things — but an algorithm is useless if it cannot run within the constraints a device on or in the body imposes. Two constraints dominate. Latency, because a BCI often sits inside a real-time control loop: a person moving a cursor or a robotic arm needs the decoded command quickly, or the interface feels sluggish and unusable, and closed-loop applications can become unstable if the delay is too large. Power, because the parts of the system nearest the brain are the most constrained: an implanted chip cannot dissipate more than a tiny amount of heat without harming tissue, and it draws from a small battery or wirelessly-delivered energy, so its computational budget is minuscule compared to a phone or a server. These are not soft preferences but hard physical limits, and they are in tension — faster, richer processing costs energy the implant does not have. This is why the systems problem is central: the value a BCI can deliver is gated by how cleverly its computation is arranged to respect latency and power simultaneously. Getting the processing architecture right is therefore not an afterthought to the neuroscience; it is the thing that determines whether a capable decoding algorithm can actually be deployed on a person.

The deeper insight is that no single location for the computation can satisfy every application, so the design question is really where each piece of the work should live, and that demands a tool to explore.

Once you accept that a lone node cannot meet both budgets, the natural move is to spread the work across tiers that each have different strengths: the implant is ultra-low-power and closest to the signal but weak; a body-attached wearable has more energy and compute but adds a wireless hop; an external server has effectively unlimited compute but is far away and expensive to reach. The best design assigns each stage of the pipeline — acquisition, filtering, feature extraction, decoding — to the tier where it fits, and chooses how the tiers talk and how they are powered. But this creates a combinatorial explosion: every partitioning of the pipeline interacts with every communication and powering choice, and their effects on latency and power are entangled, because moving a stage off the implant saves the implant’s energy but adds transmission energy and delay. You cannot reason about this by intuition, and you certainly cannot build every candidate in silicon and surgery to test it. What you need is a model that captures all the tiers, links, and power sources together and lets you evaluate and compare designs quickly. That is exactly the role of a design-space-exploration simulator: it turns an intractable, entangled architecture question into something a designer can search systematically, finding configurations that respect the budgets before any hardware is built. Providing that missing tool for BCIs is TierX’s contribution.

What people did before, and where it broke

  • Single-node BCI on the implant. Do all processing on the implanted chip. Where it broke. The implant’s thermal and energy limits are too tight to run heavy feature extraction or decoding fast enough, so latency or accuracy suffers.
  • Single-node BCI streaming to an external device. Have the implant send data out to one powerful external computer that does the processing. Where it broke. Wirelessly transmitting large volumes of neural data is itself power-hungry and adds latency, so the energy and delay budgets are blown at the link.
  • Designing around one fixed processing location. Architect and evaluate the system for a single chosen node. Where it broke. No single node is close, powerful, and efficient enough for every application, so a fixed choice cannot generalize across diverse BCI workloads.
  • Ad-hoc, hardware-first exploration. Try multi-tier ideas by building prototypes. Where it broke. The design space of partitionings, communication methods, and powering options is vast and entangled, and building and measuring each candidate in hardware (and surgery) is infeasible.
  • The gap. There was no framework to model heterogeneous BCI tiers together with their communication and powering and to explore, in simulation, how to partition the workload and configure the system to meet latency and power budgets.

How TierX works

From a single fixed processing node to a searched multi-tier design

  1. new

  2. new

  3. new

  4. new

  5. new

The idea

Compute on neural signals under severe on-body constraints. TierX targets brain-computer interfaces, where the processing must decode neural activity within the tight latency and power limits of devices on or in the body. Building the processing systems that turn recorded brain signals into decoded intent under strict on-body resource limits is the same brain-machine-interface systems challenge the work on scalable spike sorting for untethered brain-machine interfacing (MARPLE) covered elsewhere on this site tackles, computing on neural data within a wearable or implanted device’s budget. TierX widens the lens from one processing stage to the whole multi-tier system that supports such computation.

Explore a hardware design space in simulation rather than in silicon. TierX is a simulator built to search over many possible system designs and find good ones before anything is fabricated. Systematically modeling and searching a large hardware design space to identify efficient configurations, rather than hand-building and measuring each candidate, is the same design-space-exploration approach the work on a framework for automated processing-element design space exploration (APEX) covered elsewhere on this site is built on, turning architecture choices into a searchable model. TierX applies that exploration philosophy to the unusually broad, body-scale space of multi-tier BCI systems.

Place each piece of work on the tier where it fits best. TierX’s core decision is how to split the pipeline across an implant, a wearable, and a server, exploiting each tier’s distinct capabilities and costs. Partitioning a workload across a hierarchy of tiers with different strengths, so each part runs where it is cheapest or fastest, is the same tiered-placement idea the work on optimizing data movement across storage tiers (PrismDB) covered elsewhere on this site is built on, assigning work to the tier that suits it. TierX makes that placement decision for compute stages across the physical tiers of a body-scale BCI, jointly with the communication and power choices that connect them.

Following a design through TierX

From a BCI use case to a chosen multi-tier configuration

An illustration, at the level the paper's abstract describes, of how TierX explores a multi-tier BCI design. The full paper was not available for this explainer, so internal mechanism details are omitted.

Step 1 of 5

Specify the application and constraints

A designer describes a BCI use case — its processing pipeline and its latency and power budgets — that must run across the body-scale system rather than on a single node.

The budgets are the hard limits every candidate design must satisfy.

Why it works

  • Multiple tiers beat any single node. No one node is close, powerful, and efficient at once → but combining an implant, a wearable, and a server → so each processing stage can run where it fits the latency and power budgets.
  • Modeling links and power captures the real trade-off. Moving a stage off the implant saves its energy but is not free → but modeling each communication and powering method’s cost → so the simulator sees the transmission energy and delay a naive view would miss.
  • End-to-end simulation evaluates entangled designs. Latency and power interact across tiers in ways intuition mishandles → but simulating the whole system together → so a candidate’s true achieved budgets are computed, not guessed.
  • Design space exploration finds good designs cheaply. Building every multi-tier candidate in hardware is infeasible → but searching many partitionings and configurations in a model → so strong designs surface before any fabrication or surgery.
  • A shared framework generalizes across applications. Each BCI use case has different needs → but one model of tiers, links, and power → so the same framework can find a suitable design for diverse workloads.

What it costs (trade-offs and scope)

  • A simulation is only as good as its models. TierX’s recommendations depend on how accurately it models each tier’s compute, each link’s cost, and each power source; real hardware may deviate, so designs it favors still need validation.
  • Its scope is the modeled tiers and methods. The framework covers implanted processors, body-attached devices, and external servers with the communication and powering methods it includes; designs relying on components outside this palette need the model to be extended.
  • Partitioning assumes the pipeline can be split. Distributing stages across tiers presumes the processing can be cleanly divided and its intermediate data moved; tightly-coupled algorithms may resist partitioning or make the inter-tier data too large to transmit cheaply.
  • It guides design, it does not build hardware. TierX identifies good architectures in simulation; realizing an implanted-plus-wearable-plus-server system is a substantial hardware, wireless, and clinical undertaking the framework informs but does not perform.
  • This explainer is built from the abstract only. The specific models, the design-space-search method, the validation methodology, and the use-case results are in the full paper, which was not available here; only the abstract’s stated design and claims are reported.

The comparison

Designing a BCI processing system

PropertySingle-node on implantSingle-node via external serverTierX (multi-tier exploration)
Where processing happens
Meets latency and power budgets
Models communication and powering
Explores the design space
How designs are found
Approaches to designing a BCI processing system. Single-node designs put the whole workload on either the implant (too power-limited) or an external server (costly to reach), and cannot meet latency and power budgets across diverse applications. TierX, the first simulation framework for multi-tier BCI design space exploration, models implanted, body-attached, and external processing tiers together with their communication and powering methods, and searches for the workload partitioning and system configuration that best meet the budgets. Details should be read in the paper.Underlined values explain themselves when clicked.

Check yourself

Check your understanding

  1. 1. Why can a single processing node struggle to run a brain-computer interface?

  2. 2. What is a multi-tier BCI system, and why does designing one need a simulator?

  3. 3. What does TierX model and search for?

  4. 4. How should this page be read, given what it is based on?

Sources

The paper is “TierX: A Simulation Framework for Multi-tier BCI System Design Evaluation and Exploration” by Seunghyun Song, Yeongwoo Jang, Daye Jung, Kyungsoo Park, Donghan Kim, Gwangjin Kim, Hunjun Lee, Jerald Yoo, and Jangwoo Kim (Seoul National University, with the National University of Singapore), published at ASPLOS 2026, DOI 10.1145/3779212.3790234.

This explainer is written only from the paper’s abstract and TLDR, obtained via the Semantic Scholar API; the full text was not available, because the paper is behind the ACM Digital Library and no open preprint was reachable at the time of writing. Accordingly this page is marked a draft. The abstract describes TierX as the first simulation framework for design space exploration of multi-tier brain-computer interface (BCI) systems: it models heterogeneous processing nodes across tiers — implanted processors, body-attached devices, and external servers — together with diverse communication and powering methods, and navigates the extensive design space to identify optimal workload partitioning options and system configurations that leverage each tier’s strengths, subject to strict latency and power budgets. The abstract states that TierX is validated on representative system configurations and demonstrated across diverse use cases. Background on brain-computer interfaces, their latency and power constraints, implanted-device thermal limits, and multi-tier or edge-style workload partitioning is standard, widely-known context. All specific claims about the models, search method, and results are the paper’s own and should be confirmed in the full paper.

Related papers on Mobile, Edge & Embedded

See all 111 →